Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop arrangement with master clock redundancy

Digital phase locked loop arrangement with master clock redundancy

US Patent 9595972 · Granted Mar 14, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of speeding up output alignment in a digital phase locked loop2018
PLL system with master and slave devices2018
Method for improving the performance of synchronous serial interfaces2018
Low latency digital clock fault detector2018
Hardware delay compensation in digital phase locked loop2017
Apparatus for generating clock signals having a PLL part and synthesizer part wi2017
Phase locked loop with jump-free holdover mode2017
Phase locked loop with accurate alignment among output clocks2017
Universal input buffer2016
Double phase-locked loop with frequency stabilization2016
PLL glitchless phase adjustment system2015
Phase locked loop with the ability to accurately apply phase offset corrections 2015