Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of speeding up output alignment in a digital phase locked loop

Method of speeding up output alignment in a digital phase locked loop

US Patent 10069503 · Granted Sep 4, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for clock frequency estimation with delayed measurements2025
Apparatus and method for clock frequency estimation with least squares method2025
Integration processes utilizing boron-doped silicon materials2025
Semiconductor processing preclean methods and apparatus2024
Method and apparatus for conveying clock-related information from a timing devic2023
Circuit and method for generating temperature-stable clocks using ordinary oscil2021
Circuits and methods for transferring two differentially encoded client clock do2021
Embedded time of day receiver for clock transmission2020
Methods for improving test efficiency and accuracy in a computer adaptive test (2020
Digital phase locked loop clock synthesizer with image cancellation2020
Methods for improving test efficiency and accuracy in a computer adaptive test (2020
Clock recovery device with switchable transient non-linear phase adjuster2019