Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop clock synthesizer with image cancellation

Digital phase locked loop clock synthesizer with image cancellation

US Patent 10594300 · Granted Mar 17, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integration processes utilizing boron-doped silicon materials2025
Semiconductor processing preclean methods and apparatus2024
Embedded time of day receiver for clock transmission2020
Clock synthesizer with hitless reference switching and frequency stabilization2019
Non-linear oven-controlled crystal oscillator compensation circuit2018
Clock synthesizer with integral non-linear interpolation (INL) distortion compen2018
Method of speeding up output alignment in a digital phase locked loop2018
Precision frequency monitor2017
Hardware delay compensation in digital phase locked loop2017
Phase locked loop with accurate alignment among output clocks2017
Crystal oscillator noise compensation method for a multi-loop PLL2016
Infinite impulse response filter architecture with idle-tone reduction2015