Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for improving the performance of synchronous serial interfaces

Method for improving the performance of synchronous serial interfaces

US Patent 10002090 · Granted Jun 19, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of speeding up output alignment in a digital phase locked loop2018
PLL system with master and slave devices2018
PLL system with master and slave devices2018
Low latency digital clock fault detector2018
Hardware delay compensation in digital phase locked loop2017
Hardware delay compensation in digital phase locked loop2017
Apparatus for generating clock signals having a PLL part and synthesizer part wi2017
Digital phase locked loop arrangement with master clock redundancy2017
Frame boundary discriminator2007
Virtual counter for data rate conversion2005