Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for generating clock signals having a PLL part and synthesizer part with programmable output dividers

Apparatus for generating clock signals having a PLL part and synthesizer part with programmable output dividers

US Patent 9647674 · Granted May 9, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method for generating temperature-stable clocks using ordinary oscil2021
Time-to-digital converter with phase-scaled course-fine resolution2018
PLL system with master and slave devices2018
PLL system with master and slave devices2018
Method for improving the performance of synchronous serial interfaces2018
Hardware delay compensation in digital phase locked loop2017
Hardware delay compensation in digital phase locked loop2017
Hardware delay compensation in digital phase locked loop2017
Phase locked loop with jump-free holdover mode2017
Phase locked loop with jump-free holdover mode2017
Digital phase locked loop arrangement with master clock redundancy2017
Phase locked loop with accurate alignment among output clocks2017