Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology of grading reliability and performance of chips across wafer

Methodology of grading reliability and performance of chips across wafer

US Patent 9575115 · Granted Feb 21, 2017

Estimated economic value: $8,671,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Electronically programmable fuse with heating transistors2025
Vertically integrated SCR structure with SOI-based raised trigger element2025
Multicomponent module design and fabrication2025
Electrostatic discharge protection devices2025
Electrostatic discharge protection devices including a silicon-controlled rectif2025
Processor chip timing adjustment enhancement2025
Integrated circuit structure with diode over lateral bipolar transistor2025
Vertically stacked diode-trigger silicon controlled rectifier2024
Fin-based and bipolar electrostatic discharge devices2024
Fin-based and bipolar electrostatic discharge devices2024
Bipolar transistors2024