Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heterogeneous semiconductor material integration techniques

Heterogeneous semiconductor material integration techniques

US Patent 9548320 · Granted Jan 17, 2017

Estimated economic value: $15,866,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaging architecture with intermediate routing layers2025
Inductor and transformer semiconductor devices using hybrid bonding technology2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Device, method and system to mitigate stress on hybrid bonds in a multi-tier arr2025
Seal ring with inner setback wall for yield improvement2025
Microelectronic assemblies having backside die-to-package interconnects2025
Bilayer memory stacking with computer logic circuits shared between bottom and t2025
Digitally controlled lithographically-defined multi-frequency acoustic resonator2025
Monolithic chip stacking using a die with double-sided interconnect layers2025
Liquid cooled interposer for integrated circuit stack2025
Backside contact structures and fabrication for metal on both sides of devices2025
Self-aligned interconnect structures and methods of fabrication2025