Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase locked loop (PLL) architecture

Phase locked loop (PLL) architecture

US Patent 9485085 · Granted Nov 1, 2016

Estimated economic value: $12,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network transceiver with VGA channel specific equalization2025
Adaptive channel equalization for a duo-binary transceiver2025
Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibra2025
Phase-locked-loop circuit employing a hybrid loop filter with sample and hold ca2023
Programmable analog calibration circuit supporting iterative measurement of an i2023
Network transceiver with VGA channel specific equalization2023
Transmitter test using phase-lock loop2021
Multi-phase switching mode power supply with adaptive synchronous drivers2021
Low-power, low-latency time-to-digital-converter-based serial link2021
Quadrature clock generation with injection locking2019
Serializer-deserializer with frequency doubler2019
SerDes with adaptive clock data recovery2019