Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked-loop circuit employing a hybrid loop filter with sample and hold capacitors for reduced signal jitter, and related methods

Phase-locked-loop circuit employing a hybrid loop filter with sample and hold capacitors for reduced signal jitter, and related methods

US Patent 11722140 · Granted Aug 8, 2023

Estimated economic value: $313,798,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network transceiver with VGA channel specific equalization2025
Systems and methods for isolating faults in die-to-die interconnects2025
Error-resistant data communication using multiple channels2025
Lithographically defined electrical interconnects from conductive pastes2025
Time-to-digital converters (TDC) employing a single-stage delay pair and noise s2025
Synchronization of integrated circuit dies that contain a processor and clock ge2025
Communication device and head-mounted display device2025
Phase interpolator (PI) with clamping circuit to limit operation to range having2025
Adaptive channel equalization for a duo-binary transceiver2025
Determining charge on a facial-tracking sensor2025
Time to digital converter (TDC) circuit with self-adaptive time granularity and 2025
Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibra2025