Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization of integrated circuit dies that contain a processor and clock generator by adjusting delay lines based on phase count

Synchronization of integrated circuit dies that contain a processor and clock generator by adjusting delay lines based on phase count

US Patent 12372998 · Granted Jul 29, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Synchronized system-on-chip telemetry aggregation and buffering2025
Systems and methods for isolating faults in die-to-die interconnects2025
Error-resistant data communication using multiple channels2025
Determining charge on a facial-tracking sensor2025
Efficient system on chip power delivery with adaptive voltage headroom control2025
Micro-LED display2024
Technology to measure boot activity before a processor enters a working state2024
Domain clock and power activation control circuit to reduce voltage droop and re2024
Methods, systems, and apparatuses for a multiprocessor boot flow for a faster bo2024
Direct-switching h-bridge current-mode drivers2024
Efficient system on chip power delivery with adaptive voltage headroom control2024
Single chip multi-die architecture having safety-compliant cross-monitoring capa2023