Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Domain clock and power activation control circuit to reduce voltage droop and related methods

Domain clock and power activation control circuit to reduce voltage droop and related methods

US Patent 12019494 · Granted Jun 25, 2024

Estimated economic value: $466,982,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for isolating faults in die-to-die interconnects2025
Error-resistant data communication using multiple channels2025
Synchronization of integrated circuit dies that contain a processor and clock ge2025
Determining charge on a facial-tracking sensor2025
Micro-LED display2024
Peak voltage amplitude detectors tolerant to process variation and device mismat2024
Direct-switching h-bridge current-mode drivers2024
Direct-switching h-bridge current-mode drivers2024
Digital signal processors providing scalable decision feedback equalization (DFE2023
Digital signal processors providing scalable decision feedback equalization (DFE2023
Efficiently interconnecting a plurality of computing nodes to form a circuit-swi2023
Methods and circuits for decision-feedback equalization with early high-order-sy2023