Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibration circuits and related methods

Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibration circuits and related methods

US Patent 12212327 · Granted Jan 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network transceiver with VGA channel specific equalization2025
Lithographically defined electrical interconnects from conductive pastes2025
Time-to-digital converters (TDC) employing a single-stage delay pair and noise s2025
Time-to-digital converters (TDC) employing a single-stage delay pair and noise s2025
Communication device and head-mounted display device2025
Phase interpolator (PI) with clamping circuit to limit operation to range having2025
Phase interpolator (PI) with clamping circuit to limit operation to range having2025
Adaptive channel equalization for a duo-binary transceiver2025
Time to digital converter (TDC) circuit with self-adaptive time granularity and 2025
Time to digital converter (TDC) circuit with self-adaptive time granularity and 2025
Wearable device2024
Peak voltage amplitude detectors tolerant to process variation and device mismat2024