Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-power, low-latency time-to-digital-converter-based serial link

Low-power, low-latency time-to-digital-converter-based serial link

US Patent 10965442 · Granted Mar 30, 2021

Estimated economic value: $37,764,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network transceiver with VGA channel specific equalization2025
Time-to-digital converters (TDC) employing a single-stage delay pair and noise s2025
Phase interpolator (PI) with clamping circuit to limit operation to range having2025
Adaptive channel equalization for a duo-binary transceiver2025
Time to digital converter (TDC) circuit with self-adaptive time granularity and 2025
Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibra2025
Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibra2025
Peak voltage amplitude detectors tolerant to process variation and device mismat2024
Analog receiver front-end with variable gain amplifier embedded in an equalizer 2024
Phase-locked-loop circuit employing a hybrid loop filter with sample and hold ca2023
Programmable analog calibration circuit supporting iterative measurement of an i2023
Network transceiver with VGA channel specific equalization2023