| 11115176 |
System and method for adjusting clock-data timing in a multi-lane data communication link |
Chia Heng Chang |
2021-09-07 |
| 10965442 |
Low-power, low-latency time-to-digital-converter-based serial link |
Eskinder Hailu, Bupesh Pandita, Jon Boyette, Yong Suk Jun, Zhi Zhu +1 more |
2021-03-30 |
| 10637637 |
Fixing dead-zone in clock data recovery circuits |
Jon Boyette, Eskinder Hailu, Julian Puscar |
2020-04-28 |
| 10505705 |
Receiver with cancellation of intrinsic offset from decision feedback equalization to enhance data margin |
Minhan Chen, Li Sun, Chia Heng Chang, Russell Coleman Deans |
2019-12-10 |
| 10382190 |
Optimizing clock/data recovery power while maintaining link stability in source synchronous applications |
Rajeev Sharma, Santhosh Kumar Gude, Parth Arvindbhai Patel, Eskinder Hailu |
2019-08-13 |
| 9356614 |
Thermometer code converter |
Behnam Amelifard, Chia Heng Chang |
2016-05-31 |