Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SerDes with adaptive clock data recovery

SerDes with adaptive clock data recovery

US Patent 10389366 · Granted Aug 20, 2019

Estimated economic value: $20,844,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network transceiver with VGA channel specific equalization2025
Adaptive channel equalization for a duo-binary transceiver2025
Phase-locked loops (PLL), including time-to-digital converter (TDC) gain calibra2025
Phase-locked-loop circuit employing a hybrid loop filter with sample and hold ca2023
Programmable analog calibration circuit supporting iterative measurement of an i2023
Network transceiver with VGA channel specific equalization2023
Primary and auxiliary image capture devices for image processing and related met2022
Low-power, low-latency time-to-digital-converter-based serial link2021
Low-power, low-latency time-to-digital-converter-based serial link2021
Low-power, low-latency time-to-digital-converter-based serial link2021
Primary and auxiliary image capture devices for image processing and related met2021
Fixing dead-zone in clock data recovery circuits2020