Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheme for masking output of scan chains in test circuit

Scheme for masking output of scan chains in test circuit

US Patent 9417287 · Granted Aug 16, 2016

Estimated economic value: $9,352,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wrapper cell design and built-in self-test architecture for 3DIC test and diagno2024
Layout-aware test pattern generation and fault detection2022
Automatically generated schematics and visualization2020
Automatically generated schematics and visualization2020
Automatically generated schematics and visualization2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020
Command coverage analyzer2019
Command coverage analyzer2019
Layout-aware test pattern generation and fault detection2019
Scheme for masking output of scan chains in test circuit2019
Scheme for masking output of scan chains in test circuit2019