{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Reduction of power consumption in memory devices during refresh modes", "item": "https://www.patentleaderboard.com/patent/9396784"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of power consumption in memory devices during refresh modes

Reduction of power consumption in memory devices during refresh modes

US Patent 9396784 · Granted Jul 19, 2016

Estimated economic value: $7,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Page offlining based on fault-aware prediction of imminent memory error2025
Perfect row hammer tracking with multiple count increments2025
Per bank refresh hazard avoidance for large scale memory2025
Memory device package with noise shielding2025
Adaptive internal error scrubbing and error handling2025
Method and apparatus for memory chip row hammer threat backpressure signal and h2025
Logic die in a multi-chip package having a configurable physical interface to on2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Double fetch for long burst length memory data transfer2025
Reading from a mode register having different read and write timing2025
Per channel thermal management techniques for stacked memory2025
Uncorrectable memory error prediction2025