Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective dual cycle write operation for a self-timed memory

Selective dual cycle write operation for a self-timed memory

US Patent 9324414 · Granted Apr 26, 2016

Estimated economic value: $1,360,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Localized and relocatable software placement and NoC-based access to memory cont2025
Reducing memory device bitline leakage2025
Interface level-shifter dual-rail memory architecture2025
Delay circuit2025
Reducing spurious write operations in a memory device2025
Scan chain compression for testing memory of a system on a chip2024
Power supply tracking circuitry for embedded memories2024
Dynamically allocated buffer pooling2024
Dual port memory cell with improved access resistance2024
Testing of comparators within a memory safety logic circuit using a fault enable2023
Dual port memory cell with improved access resistance2022
Circuit and method for at speed detection of a word line fault condition in a me2022