Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for at speed detection of a word line fault condition in a memory circuit

Circuit and method for at speed detection of a word line fault condition in a memory circuit

US Patent 11521697 · Granted Dec 6, 2022

Estimated economic value: $22,057,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Localized and relocatable software placement and NoC-based access to memory cont2025
Reducing memory device bitline leakage2025
Interface level-shifter dual-rail memory architecture2025
Delay circuit2025
Reducing spurious write operations in a memory device2025
Generating service-to-service dependency map from DNS and authentication logs2025
Scan chain compression for testing memory of a system on a chip2024
Power supply tracking circuitry for embedded memories2024
Vehicle steering control system2024
Dynamically allocated buffer pooling2024
Parking assistance with smooth handover, parking completion, or parking correcti2024
Generating service-to-service dependency map from DNS and fleet management syste2024