Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan chain compression for testing memory of a system on a chip

Scan chain compression for testing memory of a system on a chip

US Patent 12112818 · Granted Oct 8, 2024

Estimated economic value: $177,382,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with hybrid write assist scheme2025
Memory with external clock synchronized operation2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Reducing memory device bitline leakage2025
Interface level-shifter dual-rail memory architecture2025
Interface level-shifter dual-rail memory architecture2025
Reduced circuit area memory device with a half-word memory architecture2025
Delay circuit2025
Pseudo-2-port memory with dual pre-charge circuits2025
Reducing spurious write operations in a memory device2025
Output driver level-shifting latch circuit for dual-rail memory2025
SRAM non-clamping write driver with write assist2024