Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration of a non-volatile memory (NVM) cell and a logic transistor and method therefor

Integration of a non-volatile memory (NVM) cell and a logic transistor and method therefor

US Patent 9318568 · Granted Apr 19, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered read recovery for improved read window budget in a three dimensional (2025
Nanosheet transistors with reduced source/drain resistance and associated method2025
Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2023
Resistance reduction for word lines in memory arrays2023
Embedded non-volatile memory device and fabrication method of the same2020
Split-gate flash cell formed on recessed substrate2019
Method of forming high-voltage transistor with thin gate poly2019
Methods and structures for a split gate memory cell structure2018
Split-gate flash cell formed on recessed substrate2017
Split-gate non-volatile memory (NVM) cell and method therefor2017
Scalable split gate memory cell array2017