Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for and method of tuning clock networks constructed using variable drive-strength clock inverters with variable drive-strength clock drivers built out of a smaller subset of base cells

System for and method of tuning clock networks constructed using variable drive-strength clock inverters with variable drive-strength clock drivers built out of a smaller subset of base cells

US Patent 9305129 · Granted Apr 5, 2016

Estimated economic value: $6,544,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-latency retimer with seamless clock switchover2025
Low-latency signaling-link retimer2024
High-density microbump and probe pad arrangement for semiconductor components2024
Power management and staggering transitioning from idle mode to operational mode2024
Low-latency retimer with seamless clock switchover2023
System and method to manage power throttling2023
Low-latency retimer with seamless clock switchover2022
System and method to manage power throttling2022
Configurable-aggregation retimer with media-dedicated controllers2022
Low-latency signaling-link retimer2022
Low-latency retimer with seamless clock switchover2021
Approach for chip-level flop insertion and verification based on logic interface2019