Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits with Si and non-Si nanosheet FET co-integration with low band-to-band tunneling and methods of fabricating the same

Integrated circuits with Si and non-Si nanosheet FET co-integration with low band-to-band tunneling and methods of fabricating the same

US Patent 9287357 · Granted Mar 15, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-density neuromorphic computing element2025
High-density neuromorphic computing element2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Semiconductor cell blocks having non-integer multiple of cell heights2024
Semiconductor cell blocks having non-integer multiple of cell heights2024
Semiconductor cell blocks having non-integer multiple of cell heights2024
VFET standard cell architecture with improved contact and super via2024
High-density neuromorphic computing element2024
High-density neuromorphic computing element2024
Context-aware circuit design layout construct2024
Method of enabling sparse neural networks on memresistive accelerators2023