Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Context-aware circuit design layout construct

Context-aware circuit design layout construct

US Patent 11868698 · Granted Jan 9, 2024

Estimated economic value: $101,907,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor cell blocks having non-integer multiple of cell heights2024
VFET standard cell architecture with improved contact and super via2024
Relative placement by application of layered abstractions2023
Relative placement by application of layered abstractions2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2023
Electronic design tracing and tamper detection using automatically generated lay2023
Semiconductor cell blocks having non-integer multiple of cell heights2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2022
System and method for device placement2022
System and method for device placement2022
System and method for device placement2022
System and method for device placement2022