Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Electronic design tracing and tamper detection using automatically generated layout patterns

Electronic design tracing and tamper detection using automatically generated layout patterns

US Patent 11574111 · Granted Feb 7, 2023

Estimated economic value: $154,256,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor cell blocks having non-integer multiple of cell heights2024
VFET standard cell architecture with improved contact and super via2024
Context-aware circuit design layout construct2024
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2023
Semiconductor cell blocks having non-integer multiple of cell heights2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2022
System and method for device placement2022
VFET standard cell architecture with improved contact and super via2021
4T4R ternary weight cell with high on/off ratio background2021
System and method for efficient enhancement of an on/off ratio of a bitcell base2021
Apparatus and method of forming backside buried conductor in integrated circuit2021
Method and system for providing a reverse engineering resistant hardware embedde2021