Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming transistors with retrograde wells in CMOS applications and the resulting device structures

Methods of forming transistors with retrograde wells in CMOS applications and the resulting device structures

US Patent 9209181 · Granted Dec 8, 2015

Estimated economic value: $920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fin-based Schottky diode for integrated circuit (IC) products and methods of mak2022
Semiconductor device with doped region adjacent isolation structure in extension2021
High voltage transistor with fin source/drain regions and trench gate structure2021
Transistor channel having vertically stacked nanosheets coupled by fin-shaped br2021
Transistor channel having vertically stacked nanosheets coupled by fin-shaped br2021
Test structures connected with the lowest metallization levels in an interconnec2020
Test structure leveraging the lowest metallization level of an interconnect stru2020
Faceted epitaxial source/drain regions2020
FinFET device with a wrap-around silicide source/drain contact structure2020
Field-effect transistors with a grown silicon-germanium channel2020
Repaired mask structures and resultant underlying patterned structures2020
Fin-type field effect transistors with uniform channel lengths and below-channel2020