Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Butted SOI junction isolation structures and devices and method of fabrication

Butted SOI junction isolation structures and devices and method of fabrication

US Patent 9105718 · Granted Aug 11, 2015

Estimated economic value: $2,160,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wraparound contact with reduced distance to channel2025
Stressed material within gate cut region2025
Composite material phase change memory cell2025
Looped long channel field-effect transistor2025
Heterojunction bipolar transistors with a cut stress liner2025
Heterojunction bipolar transistors with a cut stress liner2025
Trench isolation having three portions with different materials, and LDMOS FET i2025
Self-aligned C-shaped vertical field effect transistor2025
Single-mask alternating line deposition2025
Laterally-diffused metal-oxide-semiconductor devices with an air gap2025
Transistor integration on a silicon-on-insulator substrate2024
Self aligned replacement metal source/drain FINFET2024