Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architectural floorplan for a structured ASIC manufactured on a 28 NM CMOS process lithographic node or smaller

Architectural floorplan for a structured ASIC manufactured on a 28 NM CMOS process lithographic node or smaller

US Patent 9024657 · Granted May 5, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable node processing unit2016
Via-configurable high-performance logic block involving transistor chains2015
Via-configurable high-performance logic block involving transistor chains2015
Via-configurable high-performance logic block involving transistor chains2015
Data shredding RAID mode2014
System and method for assigning code blocks to constituent decoder units in a tu2014
Via-configurable high-performance logic block architecture2014
Via-configurable high-performance logic block architecture2014
Microcontroller controlled or direct mode controlled network-fabric on a structu2014
Clock network fishbone architecture for a structured ASIC manufactured on a 28 N2014
Method and apparatus for generating memory models and timing database2013
Method and apparatus for generating memory models and timing database2013