Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock network fishbone architecture for a structured ASIC manufactured on a 28 NM CMOS process lithographic node

Clock network fishbone architecture for a structured ASIC manufactured on a 28 NM CMOS process lithographic node

US Patent 8629548 · Granted Jan 14, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High performance regularized network-on-chip architecture2023
Geometric synthesis2022
Method and apparatus for performing multiplier regularization2022
Prefix network-directed addition2022
Machine learning training architecture for programmable devices2021
Method and apparatus for performing synthesis for field programmable gate array 2021
Continuous carry-chain packing2021
High performance regularized network-on-chip architecture2021
Methods for using a multiplier to support multiple sub-multiplication operations2020
Method and apparatus for implementing an application aware system on a programma2020
Logic circuits with simultaneous dual function capability2020
Methods for using a multiplier circuit to support multiple sub-multiplications u2020