Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for assigning code blocks to constituent decoder units in a turbo decoding system having parallel decoding units

System and method for assigning code blocks to constituent decoder units in a turbo decoding system having parallel decoding units

US Patent 8769372 · Granted Jul 1, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for improving system operation by replacing components for 2019
Variable node processing unit2016
Architectural floorplan for a structured ASIC manufactured on a 28 NM CMOS proce2015
Via-configurable high-performance logic block involving transistor chains2015
Via-configurable high-performance logic block architecture2014
Microcontroller controlled or direct mode controlled network-fabric on a structu2014
Clock network fishbone architecture for a structured ASIC manufactured on a 28 N2014
System and method for using the universal multipole for the implementation of a 2013
Variable node processing unit2013
Variable node processing unit2013
Security protocol processing for anti-replay protection2013
Circuits for implementing parity computation in a parallel architecture LDPC dec2013