Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for implementing parity computation in a parallel architecture LDPC decoder

Circuits for implementing parity computation in a parallel architecture LDPC decoder

US Patent 8347167 · Granted Jan 1, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable node processing unit2016
Architectural floorplan for a structured ASIC manufactured on a 28 NM CMOS proce2015
Architectural floorplan for a structured ASIC manufactured on a 28 NM CMOS proce2015
Via-configurable high-performance logic block involving transistor chains2015
System and method for assigning code blocks to constituent decoder units in a tu2014
Via-configurable high-performance logic block architecture2014
Microcontroller controlled or direct mode controlled network-fabric on a structu2014
Clock network fishbone architecture for a structured ASIC manufactured on a 28 N2014
Method and apparatus for generating memory models and timing database2013
System and method for using the universal multipole for the implementation of a 2013
Variable node processing unit2013
Scheme for erasure locator polynomial calculation in error-and-erasure decoder2012