Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Context protection for a column interleaved memory

Context protection for a column interleaved memory

US Patent 8971084 · Granted Mar 3, 2015

Estimated economic value: $11,293,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits and processes for protection of standard cell performance fr2021
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2019
Integrated circuits and processes for protection of standard cell performance fr2019
SRAM cell with T-shaped contact2018
Method of forming a transistor with an active area layout having both wide and n2018
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2017
Alignment to multiple layers2016
Read assist for an SRAM using a word line suppression circuit2016
SRAM well-tie with an uninterrupted grated first poly and first contact patterns2015
Layout method to minimize context effects and die area2015