Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits and processes for protection of standard cell performance from context effects

Integrated circuits and processes for protection of standard cell performance from context effects

US Patent 10192859 · Granted Jan 29, 2019

Estimated economic value: $29,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuits and processes for protection of standard cell performance fr2021
Integrated circuits and processes for protection of standard cell performance fr2021
Integrated circuits and processes for protection of standard cell performance fr2021
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2019
SRAM cell with T-shaped contact2018
Method of forming a transistor with an active area layout having both wide and n2018
Alignment to multiple layers2016
Layout method to minimize context effects and die area2015
Alignment to multiple layers2015
Pseudo retention till access mode enabled memory2015