Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read assist for an SRAM using a word line suppression circuit

Read assist for an SRAM using a word line suppression circuit

US Patent 9236113 · Granted Jan 12, 2016

Estimated economic value: $24,046,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Turbo mode SRAM for high performance2024
Fail-safe switch for multidomain systems2024
USB type-C/PD controller having integrated VBUS to CC short protection2023
Turbo mode SRAM for high performance2022
USB type-C/PD controller having integrated VBUS to CC short protection2022
Methods of testing multiple dies2022
Multi-switch voltage regulator2022
Level shifter2022
Single inductor multiple output regulator2021
Multi-switch voltage regulator2021
SRAM memory having subarrays with common IO block2020
USB type-C/PD controller having integrated VBUS to CC short protection2020