Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical power map for low power design

Hierarchical power map for low power design

US Patent 8943452 · Granted Jan 27, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Emulation performance analysis using abstract timing graph representation2024
Annotating isolated signals2019
Method and apparatus for transaction recording and visualization2018
Method and apparatus for debugging HDL design code and test program code2017
Phase imbalance calibration2016
Method and apparatus for transaction recording and visualization2015
Method for detecting and debugging design errors in low power IC design2014
Viewing and debugging HDL designs having SystemVerilog interface constructs2014
Hierarchial power map for low power design2013
Hierarchial power map for low power design2013
Hierarchial power map for low power design2013
Power-aware debugging2012