Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Emulation performance analysis using abstract timing graph representation

Emulation performance analysis using abstract timing graph representation

US Patent 11966677 · Granted Apr 23, 2024

Estimated economic value: $249,904,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing high performance simulation representation of an emulation system2025
Integrating machine learning delay estimation in FPGA-based emulation systems2024
Machine learning delay estimation for emulation systems2024
Strongly connected component (SCC) graph representation for interactive analysis2023
Automated self-check of a closed loop emulation replay2021
Clock placement for programmable logic devices2017
Bus-based clock to out path optimization2016
Holdtime correction using input/output block delay2016
Hierarchical power map for low power design2015
Hierarchial power map for low power design2013
Multi-priority placement for configuring programmable logic devices2012
Scan chain systems and methods for programmable logic devices2010