Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for detecting and debugging design errors in low power IC design

Method for detecting and debugging design errors in low power IC design

US Patent 8832615 · Granted Sep 9, 2014

Estimated economic value: $7,212,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with vertical field effect transistor2025
Method and circuit for monitoring and controlling duty margin of a signal2023
Display screen with graphical user interface2020
Annotating isolated signals2019
Method and apparatus for debugging HDL design code and test program code2017
Hierarchical power map for low power design2015
Viewing and debugging HDL designs having SystemVerilog interface constructs2014
Hierarchial power map for low power design2013
Power-aware debugging2012
Switch assembly and foldable portable electronic device using same2010
Power-on reset circuit with supply voltage and temperature immunity, ultra-low D2006
Reference voltage generator with supply voltage and temperature immunity2006