Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for debugging HDL design code and test program code

Method and apparatus for debugging HDL design code and test program code

US Patent 9600398 · Granted Mar 21, 2017

Estimated economic value: $12,420,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with vertical field effect transistor2025
Display screen with graphical user interface2020
Method and apparatus for transaction recording and visualization2018
Method and apparatus for transaction recording and visualization2018
Phase imbalance calibration2016
Method and apparatus for transaction recording and visualization2015
Method and apparatus for transaction recording and visualization2015
Hierarchical power map for low power design2015
Method for detecting and debugging design errors in low power IC design2014
Hierarchial power map for low power design2013
Circuit simulation bus transaction analysis2007
Prioritized debugging of an error space in program code2006