Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Viewing and debugging HDL designs having SystemVerilog interface constructs

Viewing and debugging HDL designs having SystemVerilog interface constructs

US Patent 8671383 · Granted Mar 11, 2014

Estimated economic value: $18,574,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Candy bar mold2025
Candy bar mold2025
Single local oscillator in a multi-band frequency division duplex transceiver2025
Cake-pop mold2024
Compounds for RNA capping and uses thereof2024
Mobile phone2023
Candy bar mold2023
Cake-pop mold2023
Raycast calibration for artificial reality head-mounted displays2023
Heuristic scheme in material point method for simulating material2022
Mobile phone2021
Mobile phone2021