Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock network architecture

Clock network architecture

US Patent 8937491 · Granted Jan 20, 2015

Estimated economic value: $8,833,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tiled compute and programmable logic array2025
3D stacked device having improved data flow2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Software defined device variants2025
Redundancy scheme for activating circuitry on a base die of a 3D stacked device2025
Adaptive integrated programmable device platform2025
Compact frequency-locked loop architecture for digital clocking2025
Adding soft logic to flush a pipeline and reduce current ramp2025
Systems and methods for the analysis of moving objects2025
Yield recovery scheme for memory2024
System and method for secure deconstruction sensor in a heterogeneous integratio2024
Random reads using multi-port memory and on-chip memory blocks2024