Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Strain enhancement in transistors comprising an embedded strain-inducing semiconductor alloy by creating a patterning non-uniformity at the bottom of the gate electrode

Strain enhancement in transistors comprising an embedded strain-inducing semiconductor alloy by creating a patterning non-uniformity at the bottom of the gate electrode

US Patent 8828819 · Granted Sep 9, 2014

Estimated economic value: $2,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Front-end-of-line device structure and method of forming such a front-end-of-lin2019
Method of forming a semiconductor structure including silicided and non-silicide2017
Graded well implantation for asymmetric transistors having reduced gate electrod2016
Integration of semiconductor alloys in PMOS and NMOS transistors by using a comm2016
Methods for fabricating integrated circuits with robust gate electrode structure2015
Adjusting configuration of a multiple gate transistor by controlling individual 2015
Multi-step deposition of a spacer material for reducing void formation in a diel2015
High-K metal gate electrode structures formed by cap layer removal without sacri2015
Strain enhancement in transistors comprising an embedded strain-inducing semicon2015
Strain enhancement in transistors comprising an embedded strain-inducing semicon2015
Methods of reducing material loss in isolation structures by introducing inert a2014
Spacer for a gate electrode having tensile stress and a method of forming the sa2014