Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating integrated circuits with robust gate electrode structure protection

Methods for fabricating integrated circuits with robust gate electrode structure protection

US Patent 9184260 · Granted Nov 10, 2015

Estimated economic value: $918,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device with polymer-based insulating material and method of produc2023
Front-end-of-line device structure and method of forming such a front-end-of-lin2019
Thick FDSOI source-drain improvement2018
Method of forming a semiconductor device and according semiconductor device2017
Method of forming a semiconductor structure including silicided and non-silicide2017
Method of forming a semiconductor structure including silicided and non-silicide2017
Highly conformal extension doping in advanced multi-gate devices2016
Highly conformal extension doping in advanced multi-gate devices2015
Method of forming a semiconductor device employing an optical planarization laye2015
Method of forming a semiconductor device employing an optical planarization laye2015
Integrated circuits including epitaxially grown strain-inducing fills doped with2015
Gate silicidation2015