Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple time domain synchronizer circuits

Multiple time domain synchronizer circuits

US Patent 8826057 · Granted Sep 2, 2014

Estimated economic value: $10,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing controllers having partitioned pipelined delay chains therein2015
Timing controllers having partitioned pipelined delay chains therein2015
System and method for arbitration using availability signals2012
Packet switch with configurable virtual channels2011
System and method for arbitration of multicast data packets using holds2010
System and method for round robin arbitration2010
System and method for arbitration in a packet switch2010
Multi-FIFO integrated circuit devices that support multi-queue operating modes w2006
Multi-bank integrated circuit memory devices having high-speed memory access tim2006
Integrated DDR/SDR flow control managers that support multiple queues and MUX, D2006
Double data rate memory devices including clock domain alignment circuits and me2005
Integrated circuit FIFO memory devices that are divisible into independent FIFO 2005