Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-FIFO integrated circuit devices that support multi-queue operating modes with enhanced write path and read path queue switching

Multi-FIFO integrated circuit devices that support multi-queue operating modes with enhanced write path and read path queue switching

US Patent 7120075 · Granted Oct 10, 2006

Estimated economic value: $4,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Support for multiple widths of DRAM in double data rate controllers or data buff2021
Double data rate controllers and data buffers with support for multiple data wid2020
Overvoltage protection circuits and methods of operating same2017
Timing controllers having partitioned pipelined delay chains therein2015
Multiple time domain synchronizer circuits2014
System and method for arbitration using availability signals2012
System and method for arbitration of multicast data packets using holds2010
System and method for round robin arbitration2010
System and method for arbitration in a packet switch2010
Programmable clock drivers that support CRC error checking of configuration data2007
Clock signal generators having programmable full-period clock skew control2006
Multi-bank integrated circuit memory devices having high-speed memory access tim2006