| 8943242 |
Timing controllers having partitioned pipelined delay chains therein |
David Gibson |
2015-01-27 |
| 8826057 |
Multiple time domain synchronizer circuits |
David Gibson |
2014-09-02 |
| 7974278 |
Packet switch with configurable virtual channels |
Angus David Starr MacAdam, Robert H. Bishop |
2011-07-05 |
| 6907479 |
Integrated circuit FIFO memory devices that are divisible into independent FIFO queues, and systems and methods for controlling same |
Curt Karnstedt, Prashant Shamarao, Mario Montana |
2005-06-14 |
| 6216205 |
Methods of controlling memory buffers having tri-port cache arrays therein |
Robert J. Proebsting |
2001-04-10 |
| 6173425 |
Methods of testing integrated circuits to include data traversal path identification information and related status information in test data streams |
Roland T. Knaack |
2001-01-09 |
| 6165981 |
Stabilizing solutions for proteins and peptides |
Cathy Flaa, Alberto Sabucedo, Roger Bauer |
2000-12-26 |
| 5848019 |
Pass gate decoder for a multiport memory dEvice that uses a single ported memory cell array structure |
Frank Matthews, Robert H. Bishop |
1998-12-08 |