Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated DDR/SDR flow control managers that support multiple queues and MUX, DEMUX and broadcast operating modes

Integrated DDR/SDR flow control managers that support multiple queues and MUX, DEMUX and broadcast operating modes

US Patent 7082071 · Granted Jul 25, 2006

Estimated economic value: $11,268,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous arbitration across clock domains for register writes in an integrat2025
Semiconductor memory device managing flexible refresh skip area2024
Asynchronous arbitration across clock domains for register writes in an integrat2023
Circuits and methods for sample timing in correlated and uncorrelated signaling 2023
Semiconductor memory device managing flexible refresh skip area2023
Nonvolatile memory device and operation method thereof2023
Nonvolatile memory device and operation method thereof2021
Memory with reduced exposure to manufacturing related data corruption errors2021
Support for multiple widths of DRAM in double data rate controllers or data buff2021
Memory system architectures using a separate system control path or channel for 2020
Pseudo-channeled DRAM2020
Memory device with flexible internal data write control circuitry2020