Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming semiconductor device with multiple level patterning

Method of forming semiconductor device with multiple level patterning

US Patent 8815748 · Granted Aug 26, 2014

Estimated economic value: $1,803,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilayer interconnect structure and method for integrated circuits2025
Method for scanning a sample by a charged particle beam system2023
Method for scanning a sample by a charged particle beam system2021
Integration of finFET device2021
Method and apparatus for pattern correction and verification2020
Gauge pattern selection2020
Etch-assist features2020
Methods, apparatus and system for a passthrough-based architecture2020
Optical metrology of lithographic processes using asymmetric sub-resolution feat2019
Methods of patterning variable width metallization lines2019
Integrated circuit structure including power rail and tapping wire with method o2019
Structure with local contact for shorting a gate electrode to a source/drain reg2019