Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for inclusion of TLB entries in a micro-op cache of a processor

Method and apparatus for inclusion of TLB entries in a micro-op cache of a processor

US Patent 8782374 · Granted Jul 15, 2014

Estimated economic value: $14,407,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Region aware delta prefetcher2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Device, method, and system to facilitate improved bandwidth of a branch predicti2025
Code prefetch instruction2025
De-prioritizing speculative code lines in on-chip caches2025
Multi-key cryptographic memory protection2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025
Apparatuses and methods for speculative execution side channel mitigation2025
Apparatuses and methods for a processor architecture2024
Memory protection with hidden inline metadata2024
64-bit virtual addresses having metadata bit(s) and canonicality check that does2024
Restricting usage of encryption keys by untrusted software2024