Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device comprising a stacked die configuration including an integrated Peltier element

Semiconductor device comprising a stacked die configuration including an integrated Peltier element

US Patent 8759960 · Granted Jun 24, 2014

Estimated economic value: $2,752,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC structure with MFMIS memory cell and CMOS transistor2025
Structures for a ferroelectric field-effect transistor and related methods2024
Structure including a cross-bar router and method2024
Buried-channel low noise transistors and methods of making such devices2020
Transistor element with reduced lateral electrical field2020
Three-dimensional transistor with improved channel mobility2019
Transistor element including a buried insulating layer having enhanced functiona2019
Communicating optical signals between stacked dies2019
Communicating optical signals between stacked dies2019
Flash memory device2019
Ferro-FET device with buried buffer/ferroelectric layer stack2018
Methods for forming integrated circuits that include a dummy gate structure2018