Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient wrapper cell design for scan testing of integrated

Efficient wrapper cell design for scan testing of integrated

US Patent 8738978 · Granted May 27, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable scan chain debug technique2023
Scalable scan architecture for multi-circuit block arrays2023
Circuit architecture for expanded design for testability functionality2022
Circuit including efficient clocking for testing memory interface2020
On-chip clock control monitoring2019
Dynamic scan chain reconfiguration in an integrated circuit2019
Extensible distribution/update architecture2018
Instruction address encoding and decoding based on program construct groups2016
Integrated clock architecture for improved testing2016
At-speed scan testing of interface functional logic of an embedded memory or oth2014
Integrated circuit having clock gating circuitry responsive to scan shift contro2014
At-speed scan testing of clock divider logic in a clock module of an integrated 2014